



DSP Solutions for Industry & Research

*HSMC QUAD VIDEO Mosaic Reference
Design*

Version 1.0

Revision history.....	3
Introduction.....	4
Building the demo software	5

Revision history

Version	Comment
V1.0	First release

Introduction

A reference design is included with the quad video board shown in the Figure below. The design displays a mosaic of the four input channels on the DVI output port in VGA resolution (640x480). The four video input channels are first analysed and the vertical blank, pixel clock and field signal are extracted from the BT565 data stream. The YcrCb data is de-multiplexed before being transformed into a RGB565 colour space. The RGB data is then fed into the SoPC cores which transfer into the Nios II main memory. The TVP5154 scalar is programmed to reduce the input signal to QVGA size. The core DMA engine is designed to transfer the image into the correct position in memory for a mosaic effect.

A VGA core is included which transfers the image from main memory to the DVI output device. Details of this core can be found in the accompanying RTL files. The main VGA clock is derived from a PLL. The PLL also generates a 90deg phase shifted clock signal to drive the Chronitel device needed for the DDR bus operation.

A i2c core is needed to programme the video input and output devices. Details of the various internal registers can be found in the relevant device datasheets.

The jumper settings assume a composite signal is being fed into the video input channels. The input filter settings should be bypassed for composite operation. The output signal can be viewed by using either the DVI or RGB outputs. When RGB outputs are views the RGB jumpers must be set accordingly.





Figure 1 SoPC top level diagram.

Building the demo software


Before executing the demo software it is first necessary to create a Nios II project and include the supplied source files.

Open the Nios II IDE and "Switch Workspace" to the "Software" directory.

Create a new "Nios II C/C++ Application" from the File->New menu.



Change the project name to `hsmc_quad_video_demo` and choose the SOPC Builder System PTF to select the Quad Video demo Nios II processor description file.




Click "Next" and then "Finish". Two directories will be created below the Software directory.

Copy the supplied source files into the newly created "hsmc_quad_video_demo" directory.


Highlight the hsmc_quad_video_demo directory in "Project Browser" pane "Refresh" using F5 or File->Refresh.

Select the auto generated hello_world.c and delete.

Before building, set the memory options to “onchip_mem” in the system library properties. Also select the “Reduced Drivers” and “Small C Library” options.



The project is now ready for build and debug.



BiTEC
1 Angelsea Mead
Chippenham, Wilshire
United Kingdom
Tel. +44-(0) 797-964-5514
Fax +44-(0) 871-661-0229
E-mail: info@bitec-dsp.com
Internet: www.bitec-dsp.com

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, BiTEC does not assume responsibility for patent infringements or other rights of third parties, which may result from its use.

Further, BiTEC reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of BiTEC.

Altera, MegaCore and the Altera and Cyclone logos are Reg. U.S. Pat. & Tm. Off. and marks of Altera in and outside the US