



DSP Solutions for Industry & Research

---

## *CIII VDK Optrex LCD Reference Design*

Version 0.1

Revision history.....	3
Introduction.....	4
Re-building the software.....	5

## Revision history

Version	Comment
V0.1	Beta release


# Introduction

The Monochrome Optrex LCD screen on the CIII Dev Kit allows developers to include low resolution user feedback in their designs. This demo displays a checker-board on the display.

Two documents are included in the design that describe in details the hardware and software aspects of the Optrex device. This reference design is based on the information in these documents. The reader is referred to these documents for information on programming the Optrex device.

In this design, a Nios II processor drives the Optrex device. The Nios II must write all information displayed on the LCD screen. Details of register access and programming techniques can be found in the accompanying Optrex data.


The top-level diagram is shown below. The design uses a simple Nios II processor to drive the Optrex display via a Avalon slave device inside SoPC.



The internal SoPC component structure is shown below. A tri-state bridge is necessary to drive the bi-directional Optrex data signals.

Use	Connec...	Module Name	Description	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		<b>cpu</b>	Nios II Processor				
		instruction_master	Avalon Memory Mapped Master	clk			
		data_master	Avalon Memory Mapped Master			IRQ 0	IRQ 31
		jtag_debug_module	Avalon Memory Mapped Slave		0x00010800	0x00010fff	
<input checked="" type="checkbox"/>		<b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk	0x00008000	0x0000ffff	
		s1	Avalon Memory Mapped Slave				
<input checked="" type="checkbox"/>		<b>jtag_uart</b>	JTAG UART	clk	0x00011000	0x00011007	
		avalon_jtag_slave	Avalon Memory Mapped Slave				
<input checked="" type="checkbox"/>		<b>tristate_bridge</b>	Avalon-MM Tristate Bridge	clk			
		avalon_slave	Avalon Memory Mapped Slave				
		tristate_master	Avalon Memory Mapped Tristate Master				
<input checked="" type="checkbox"/>		<b>optrex</b>	lcd_optrex	clk	0x00000000	0x00000001	
		avalon_tristate_slave	Avalon Memory Mapped Tristate Slave				

The Optrex component is a simple Avalon Slave device with no RTL code. The Avalon signals are automatically exported and should be connected to the hardware pins as shown in the top-level diagram.




## Re-building the software


Before executing the demo software it is first necessary to create a Nios II project and include the supplied source files.

Open the Nios II IDE and "Switch Workspace" to the "Software" directory.

Create a new “Nios II C/C++ Application” from the File->New menu.



Change the project name to `ciii_optrex_demo` and choose the SOPC Builder System PTF to select the `niosii.ptf` demo Nios II processor description file.




Click "Next" and then "Finish". Two directories will be created below the Software directory.

Copy the supplied source files into the newly created "ciiii\_optrex\_demo" directory.

Highlight the ciiii\_optrex\_demo directory in "Project Browser" pane "Refresh" using F5 or File->Refresh.

Select the auto generated hello\_world.c and delete.

Before building, set the memory options to "onchip\_mem" in the system library properties. Also select the "Reduced Drivers" and "Small C Library" options.



The demo design can now be debugged in hardware.



Bitec  
1 Angelsea Mead  
Chippenham, Wilts  
United Kingdom  
Tel. +44-(0) 797-964-5514  
Fax +44-(0) 871-661-0229  
E-mail: [info@bitec-dsp.com](mailto:info@bitec-dsp.com)  
Internet: [www.bitec-dsp.com](http://www.bitec-dsp.com)

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, BiTEC does not assume responsibility for patent infringements or other rights of third parties, which may result from its use.

Further, BiTEC reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of BiTEC.

Altera, MegaCore and the Altera and Cyclone logos are Reg. U.S. Pat. & Tm. Off. and marks of Altera in and outside the US