HSMC DVI Digital Video Daughter Card
Combined DVI input and output board for Altera FPGA development kits with HSMC expansion port.
- Digital Visual Interface Compliant (DVI 1.0)
- Supports resolutions from VGA to UXGA (1600×1200 & 1920×1080)
- 25 – 165 MHz Pixel rates
- EDID data reading/writing
- Monitor detection through Hot-Plug
- Description
- Downloads
Product Brief |
 |
|
Schematics |
|
|
HSMC DVI EDID UpdateThis sof updates the EDID EEPROM on the HSMC DVI board to correctly report 1080P@60. |
|
 |
DVI 1080P Loop-through CIVThis sof updates the EDID EEPROM on the HSMC DVI board to correctly report 1080P@60. |
|
|
DVI 1080P Loop-through C120 (Beta)This reference design demonstrates a DDR2 SDRAM loopthrough of a 1080P@60. An input image on the DVI port is tripple-buffered through the top and bottom banks of DDR2 SDRAM before transmitting on the DVI output port. |
|
|
DVI 1024×768 Loop-through C25 Eval (Beta)This reference design demonstrates a DDR SDRAM loopthrough of a 1024×768 image. An input image on the DVI port is tripple-buffered through the boards DDR SDRAM before transmitting on the DVI output port. |
|
|
Stratix III Dev Kit Pin allocation Tcl scriptsThese script files assign the DVI board pins for the Stratix III Dev Kit. See file contents for instructions. |
|
Recent Comments